Header

Emulation Engineer - FPGA at Yoh


Yoh has a contract opportunity for an Emulation Engineer - FPGA to join our client in Austin, TX.

Job Responsibilities: 

- Emulation Engineer will be responsible with creating emulation/FPGA models from a Register Transfer Level (RTL) design using emulation/FPGA synthesis, partitioning and routing tools.
- Emulation Engineer will also be responsible for testing and debugging the emulation/FPGA model and collaterals.
- Develop improvements to usability by RTL validation and debugging of failing RTL tests on the emulation platform. 
- Other duties include Interfacing with and providing guidance to pre-silicon Validation teams for optimizing pre-Si validation environments, test suites and methodologies for emulation efficiency.
Developing and applying automation aids, flows and scripts in support of emulation ease-of-use and improvement of equipment utilization.

Job Qualifications: 

BS or MS in Electrical Engineering, Computer Engineering or Computer Science.
- Minimum four (4) years of experience in FPGA (field-programmable gate array) -based emulation, synopsis synthesis, script writing for tool integration, and/or object-oriented design. 
- Strong proficiency in programming using C, C++, Python, Perl, and/or TCL.
- Three (3) plus years of experience in System-On-Chip verification with SystemVerilog, Specman test bench design, Verilog, and/or VHDL coding and simulation.
- Three (3) plus years of experience with pre- and/or post-silicon validation.
- Three (3) plus years of experience in the SoC FPGA/Emulation function and SOC level debugging.

Discover all that's possible with Yoh. Apply now. 

Yoh is a professional staffing provider with over 70 years of experience in the short- and long-term staffing services industry; visit our website to learn both about our company and about our leading staffing solutions.

Yoh, a Day & Zimmermann company, is an Equal Opportunity Employer, M/F/D/V.

How to Apply